

U.S. Patent

Jan. 24, 2006

Sheet 10 of 11

US 6,990,570 B2




FIG. 11

Not ALU or FPU's place
 CSR multiplexor $\begin{cases} CSR = CSR + 1 \\ CSR = CSR + ALU \end{cases}$
 Repeat Latency = 4 cycles, T1-T4